Analog-aware Schematic Synthesis

نویسنده

  • Yuping Wu
چکیده

ing encoding for the abstract circuits finding upper level matching analog structure features upper level matching analog structure features found?

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

OASYS: a framework for analog circuit synthesis

We describe a hierarchical structure for a knowledge-based analog circuit synthesis tool. Analog circuit topologies are represented as a hierarchy of abstract functional blocks each with associated design knowledge. We also describe mechanisms to select from among alternate design styles, and to translate performance specifications from one level in the hierarchy to the next lower level. A prot...

متن کامل

Synthesis of high-performance analog circuits in ASTRX/OBLX

We present a new synthesis strategy that can automate fully the path from an analog circuit topology and performance specifications to a sized circuit schematic. This strategy relies on asymptotic waveform evaluation to predict circuit performance and simulated annealing to solve a novel unconstrained optimization formulation of the circuit synthesis problem. We have implemented this strategy i...

متن کامل

Hybrid Sine Function Generation for Low Power Direct Digital Frequency Synthesis

High-resolution low-power Direct Digital Frequency Synthesizers (DDFS) with small chip area are investigated. Lookup tables for sine and cosine yield the leading bits of the amplitudes. A CORDIC interpolation scheme enhances the amplitude precision. Systematic case studies using VHDL – models and synthesis indicate, that optimum LUT/CORDIC ratios can minimize use of power and silicon area. Intr...

متن کامل

Parasitic-Aware Hierarchical Symbolic Performance Modeling for Layout-Inclusive Synthesis of Large Analog Circuits

The primary focus of this work is on the generation of layout-aware symbolic performance models (SPMs), for parasitic-inclusive large analog circuits, by using exact hierarchical symbolic analysis. Two problems arise while generating these SPMs. The first problem is the symbolic analysis of large networks. We propose a new hierarchical symbolic analysis technique, that takes the modular approac...

متن کامل

Layout-aware Analog Synthesis Based on Multi-level Optimization, Performance Model Approximation and Solution Space Pruning

This paper presents a new multilevel optimization algorithm for layout-aware synthesis of analog systems. The synthesis methodology integrates (1) block parameter search, (2) block placement, and (3) global interconnect routing while maintaining an accurate perspective about layout parasitic. Multilevel optimization conducts a sequence of exploration steps, in which each step uses performance m...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012